A distributed counter allows each processor in an asynchronous message passing network to access the counter value and increment it.
We study the problem of implementing a distributed counter such that no processor is a communication bottleneck. We prove a lower bound of !2(log n/ log log n) on the number of messages that some processor must exchange in a sequence of n counting operations spread over n processors.
We propose a counter that achieves this bound when each processor increments the counter exactly once. Hence the lower bound is tight. Because most algorithms and data structures count in some way the lower bound holds for many distributed computations. We feel that the proposed concept of a communication bottleneck is a relevant measure of efficiency for a distributed algorithm and data structure because it indicates the achievable degree of distribution.
Introduction
Counting is an essential ingredient in virtually any computation.
It is therefore highly desirable to implement counters efficiently.
In a distributed setting efficiency has a number of important constituents such as time or message complexity. Various precise measures of efficiency for these constituents have been established in the literature; for instance the time complexity of a distributed algorithm in an asynchronous setting measures the worst case time from the start of a run to its completion based on the assumption that each message takes only one time unit.
One important aspect of efficiency however is mostly taken into account only on an intuitive basis in the construction of distributed algorithms and data structures:
The work of the algorithm should not be concentrated at any single processor or within a small group of processors even if this optimizes some measure of efficiency. For instance even though a data structure implementing a distributed counter could be message optimal by just storing the counter value with a single processor and having all other processors access the counter with only one message exchange such an implementation is clearly unreasonable: This solution does not scale -whenever a large number of processors operate on the counter the single processor handling the counter value will be a bottleneck. This paper studies the bottleneck that is inherent in any counting mechanism in a distributed asynchronous setting. We characterize this bottleneck by deriving a lower bound on the number of messages that some processor must handle in a sequence of operations.
Even ing problem that we use in our lower bound proof. This shows that the lower bound is tight.
Related Work
To the best of our knowledge this is the first study of the inherent bottleneck in a distributed data structure. Therefore in the literature there are no close relatives to this paper.
Two tracks of research in distributed computation however relate loosely to our work namely distributed counters and quorum systems. 
Distributed Counting: The Model
Consider an asynchronous distributed system of n processors in a message passing network where each processor is uniquely identified with one of the integers from 1 to n. Each processor has unbounded local memory; there is no shared memory.
Any processor can exchange messages directly with any other processor.
There is no a priori bound on the length of a message. A message arrives at its destination an unbounded but finite amount of time after it has been sent. No failures whatsoever occur in the system. An abstract data type distributed count~r is to be implemented for such a distributed system. A distributed counter encapsulates an integer value val and supports the operation inc for any processor. inc returns the current counter value WI to the initiating processor and increments the counter (by one). For the sake of deriving a lower bound we will ignore concurrency control problems that is we will not propose a mechanism that synchronizes messages and local operations at processors. Let us therefore assume that enough time elapses in between any two inc operations to make sure that the preceding inc operation is finished before the next one starts i.e. no two operations overlap in time.
The execution of a single inc operation proceeds as follows. Let p be the processor that initiates the execution of the inc operation.
To do so p sends a message to several other processors; these in turn send messages to others and so (on. After a finite amount of time p receives the last of the messages which lets p determine the current value val of the counter (for instance p may simply receive the counter value in a message). This does not necessarily terminate the execution of the inc operation: Additional messages may be sent in order to prepare the system for future operations.
As soon as no further messages are sent the execution of the inc operation terminates. During this execution the counter value has been incremented.
That is the distributed execution of an inc operation is a partially ordered set of events in the distributed system.
We can visualize the execution of an inc operation as a directed acyclic graph (DAG) SEWFigure 1. A node with label q of the DAG represents processor q performing some communication. In general a processor may appear more than once as a node label; in particular the initiating processor p appears as the source of the DAG and somewhere else in the DAG where p is informed of the current counter value ual. An arc from a node labelled pl to a node labelled~denotes the sending of a message from processor PI to processor p2. For an initiating processor p let 1~denote the set of all processors that send or receive a message during the observed execution of the inc operation.
The following lemma appears in similar form in many papers on quorum systems [11] .
Hot Spot Lemma: Let p and q be two processors that increment the counter in direct succession. Then 1P n lq # 0 must hold.
Proofi For the sake of contradiction let us assume that 1Pn Iq = 0. Because only the processors in 1P can know the current value VUIof the counter after p incremented it none of the processors in 1~knows about the inc operation initiated by p. Therefore q gets an incorrect counter value a contradiction. c1
Note that the argument in the Hot Spot Lemma can be made for the family of all distributed data structures in which an operation depends on the operation that immediately precedes it. Examples for such data structures are a bit that can be accessed and flipped and a priority queue. In this paper however we restrict our attention to the distributed counter,
The execution of an inc operation is not a function of the initiating processor and the state of the system due to the nondeterministic nature of a distributed computation.
Here the state of the system in between any two executions of inc operations is defined as a vector of the local states of the processors. Now consider a prefix of the DAG of an execution exec in state s of the system and consider the set pref of processors present in that prefix. Then for any state of the system that is different from s but is identical when restricted to the processors in prej the considered prefix of ezec is a prefix of a possible execution. The reason is simply that the processors in pmjcannot distinguish between both states and therefore any partially ordered set of events that involves only processors in prtf and can happen nondeterministically in one state can happen in the other as well.
A Lower Bound on the Message Load
Definitions: Consider a sequence of consecutive inc operations of a distributed counter. Let mP denote the number of messages that processor p sends or receives during the entire operation sequence; we call this the message had of processor p. Choose a processor b with rnb = rnaxP=l,.nmP and call b a bottleneck processor.
We will derive a lower bound on the load for the interesting case in which not too many operations are initiated by any single processor. One can easily show that the amount of achievable distribution is limited if many operations are initiated by a single processor. To be even more strict for the lower bound we request that each processor initiates exactly one inc operation.
Lower Bound
Theorem:
In any algorithm that implements a distributed counter on n processors where every processor initiates the inc operation once there is a bottleneck processor that sends and receives Q(k) messages where kk k = n.
Proofi To simplify the argument let us replace the communication DAG of an execution of an inc operation by a topologically sorted linear list of the nodes of the DAG see Figure 2 . This communication list models the DAG so that each message along an arc in the DAG corresponds to a sequence of messages along a path in the list. By counting each arc in the list just once we get a lower bound on the number of messages per processor in the DAG because no processor has more incoming arcs to nodes with its label in the list than in the DAG. let us denote this number as n . L with L as the average number of messages sent. Because every sent message is going to be received by a processor we have~~=1 mP == 2nL. This guarantees the existence of a processor b with mb~[WI~2L.
We will now argue on the choice of a processor for the ith inc operation. The Hot Spot Lemma tells us that at least one of the processors in g's list must receive a message in the i-th inc operation; let Asymptotically the lower bound with kk k = n can be expressed in more common terms as follows.
Corollary: ln any algorithm that implements a distributed counter on n processors where every processor initiates the inc operation once there is a bottleneck processor *L-+ O-~C --r eceives '(l~zn) messages.
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Since kkk = n Proof Let z be defined as z' = n.
we know that .z > k > z/2 thus k =~(z). Solving z' = n yields z = e W(I.9.) where W(Z) is Lam bert's W function. Using li!n ew(~o~n) 1% log n n-tea IOgn '1
we get k =~(z) = Q (ew(io~n) )=~(*).a

A Matching Upper Bound
We propose a distributed counter that achieves the lower bound of the previous section in the worst case. It is based on a communication tree (see Figure 4 ) whose root holds the counter value. The leaves of the tree are the processors that initiate inc operations.
The inner nodes of the tree serve the purpose of forwarding an inc operation request to the root. Recall that each of the n processors initiates exactly one inc operation.
The communication tree structure is as. follows. Each inner node in the communication tree has k children. All leaves of the tree are on level k+ 1; the root is on level zero. Hence the number of leaves is kkk. For simplicity let us assume that n = kk k (otherwise simply increase n to the next higher value of the form kkk f~r integer k).
Each inner node in the tree stores k + 3 values. It has an identifier id that tells which processor currently works for the node; let us call this the current processor of the node. For simplicity we do not distinguish between a node and its Figure 4 : Communication Tree Structure current processor whenever no ambiguity arises. Furthermore it knows the identifiers of its k children and its parent. In addition it keeps track of the number of messages that the node sent or received since its current processor works for it; we call this its age. We will make sure that no two inner nodes on levels 1 through k ever have the same identifiers. The root nevertheless starts with id = 1. The leaves have identifiers 1,2, ..., n from left to right on level k + 1 representing the n processors. Since all ids are defined by this regular scheme all the processors can compute all initial identifiers locally. The age of all inner nodes including the root is initially O. The root stores an additional value the counter value val where initially val = 0.
The inc Operation
Now let us describe how an inc operation initiated at processor p is executed. The leaf whose id is p sends a message <inc from p> to its parent. Any non-root node receiving an <inc from p:> message forwards this message to its parent and i ncrernents its age by two (one for receiving and one for sending a message).
When the root receives an <inc from p> message it sends a message .zva[> to processor p and then increments val; furthermore it increments its age by two. After incrementing its age value a node decides locally whether it should retire: It will retire if and only if it has age~4k. To retire the node updates its local values by setting age := O und ir&eW := idOld+l; it then sends 2k+2 final messages. k+l messages inform the new processor of its new job and of the ids of its parent and children nodes the other k+ 1 messages inform the node's parent and children about id,a,W. Note that in this way we're able to keep the length of messages as short as O (log n) bits. There is a slight difference when the root retires:
It additionally informs the new processor of the counter value val and it saves the message that would inform the parent. Since the parent and children nodes receive a message they increment their age values. It may of course happen that this increment triggers the retirement of parent and children nodes. If so they again inform their parent their children and the new processor as described. For sim~dicity we do not describe here the details of handling the corresponding messages; one way of solving this problem is a proper handshaking protocxd with a constant number of extra messages for each of the messages we describe.
The message load
While correctness is straightforward and is therefore omitted we will now derive a bountl on the message load in detail.
Retirement
Lemma:
No node retires lllore than once during any single inc operation.
Proof Assume to the contrary that there is such a node and let u be the first node (in historic order) that retires a second time. Since u is first all children and the parent of u retired only once during the current inc operation. Therefore u receives at most k + 1 messages. Since k + 1 < 4k for k~1 node u cannot retire twice. u Grow Old Lemma:
If an inner node does not retire during an inc operation it sends and receives at most four messages.
Proof
Let p be the processor that initiates the inc operation.
Each inner node u that is on the path from leaf p to the root receives one message from its child v on that path and it forwards this message to its parent, Among all nodes adjacent to u only its parent and u can retire during the current inc operation because u's other children are not on the path from p to the root and belong to 1P only if u retires. Due to the Retirement Lemma no node can retire more than once during a single inc operation thus u does not receive more than two retirement messages.
To sum up a node u receives one message if its parent retires and not more than three further messages if u is on the path from p to the root. u Number of Retirements Lemma: During the entire sequence of n inc operations each node on level 2 retires at most kk-i -1 times.
The root lies on each path and therefore receives at most two messages per inc operation and sends one message (the counter value). It retires after every 4k messages with the total number r. of retirements satisfying 3n 3r o~-=~k < kk. 4k
In general a node on level i is on k '-1+1 paths and it receives and sends at most 3kk-@l + ri_l messages. With a retirement at every 4k messages we inductively get a total for the number r; of retirements of a node on level i:
Let us now consider the availability of processors that replace others when nodes retire. The initial id's at inner nodes on levels 1 through k have been defined just for the purpose of providing a sufficiently large interval of replacement processor identifiers.
The jth node (j = (), . ..lk' -1) on level i (i = 1, ..., k) initially uses processor (i -l)kk + jkk-i + 1; its replacement processor candidates are those with identifiers (i -l)kk +jkk-i + {2,3, . . .,kk-t}, Note that these are exactly kk-' -1 processors just as needed in the worst case. In addition note that the root replaces its processor kk -1 times.
inner Node Work Lemma:
receives and sends at most O(k) it works for a single inner node.
Each processor messages while
Proof When a processor starts working for a node it receives k + 1 messages from its predecessor that tells about the identifiers of its parent and its children. From the Grow Old Lemma we conclude that it receives and sends at most 4k messages before it retires. Upon its retirement it sends k+ 1 messages to its successor and one to its parent and to each of its children. 0 Leaf Node Work Lemma: During the entire sequence of n inc operations each leaf receives and sends at most 2 messages.
Proof Each leaf initiates exactly one inc operation and receives an answer accounting for two messages. It receives an extra message whenever its parent retires. Since the parent is on level k the Retirement Lemma tells us that this happens kk-k_l=kO-l=O times. O
Bottleneck
quence of n inc operations
During the entire seeach processor receives and sends at most O(k) messages where kk k = n..
Proof: Each processor starts working at most once for the root and at most once for another inner node. From the Number of Retirements Lemma and the Inner Node Work Lemma we conclude that the load for this part is at most O(k) messages. From the Leaf Node Work Lemma we get two additional messages with a total of O (k) messages as claimed. u Using the proof of the lower bound corollary one can express this upper bound in more common terms as O(log n/ log log n).
